Digital Design & SoC Architecture jobs
600 jobs listed
Showing 231–240 of 600
RTL Engineer Memory Subsystem - Santa Clara, CA, United States
Velaura AI
·
Full-time
·
Santa Clara, CA, United States
·
$150,000 - $250,000 USD yearly
September 16, 2026
Digital Design & SoC Architecture
Memory Design Engineer - IND-Bangalore Electronic City - S1, India
Broadcom
·
Full-time
·
IND-Bangalore Electronic City - S1, India
September 16, 2026
Digital Design & SoC Architecture
Senior RTL Design Engineer with Memory controllers - Hyderabad-Sattva, India
AMD
·
Full-time
·
IN, Hyderabad-Sattva, India
September 15, 2026
Digital Design & SoC Architecture
Principal Engineer - HIG HBM - ARCHITECTURE - Richardson, TX, United States
Micron Technology
·
Full-time
·
Richardson, TX, United States
September 15, 2026
Digital Design & SoC Architecture
Intern - PHY Digital Design & Automation Engineer, HBM - Richardson, TX, United States
Micron Technology
·
Full-time
·
Richardson, TX, United States
September 14, 2026
Digital Design & SoC Architecture
Principal RTL Design Engineer, IO & Memory Systems - Austin, Texas, United States
SambaNova
·
Austin, Texas, United States; San Jose, California, United States
·
$180,000 USD yearly
September 14, 2026
Digital Design & SoC Architecture
Principal Engineer - ASIC Digital Design (Memory Interface IP- HBM/DDR/LPDDR)
Synopsys
·
img src="https://tbcdn.talentbrew.com/company/44408/gst_v1/img/icon-map-black.png" height="15" width="15" alt="pin icon">Hyderabad, India
September 13, 2026
Digital Design & SoC Architecture
Director of Digital Design Engineering, Memory Interface IP
Synopsys
·
img src="https://tbcdn.talentbrew.com/company/44408/gst_v1/img/icon-map-black.png" height="15" width="15" alt="pin icon">Hyderabad, India
September 13, 2026
Digital Design & SoC Architecture
Architect Digital Design -High Speed Memory Interface IP- HBM/DDR/LPDDR
Synopsys
·
img src="https://tbcdn.talentbrew.com/company/44408/gst_v1/img/icon-map-black.png" height="15" width="15" alt="pin icon">Hyderabad, India
September 13, 2026
Digital Design & SoC Architecture
Sr. Staff Digital Design Engineer - Memory Interface IP- HBM/DDR/LPDDR
Synopsys
·
img src="https://tbcdn.talentbrew.com/company/44408/gst_v1/img/icon-map-black.png" height="15" width="15" alt="pin icon">Hyderabad, India
September 13, 2026
Digital Design & SoC Architecture