Staff Engineer-Mask Design (Analog Layout) - Bangalore, India
Originally posted 9 September 2026 by the employer.
About the role
This role involves end-to-end Analog layout design from block level to full chip for products within the Power Business Unit, including Controllers, Drivers, and DC-DC converters.
What you'll do
- Perform Analog layout design from block level to full chip.
- Floorplan and layout typical analog circuits such as charge pumps, comparators, amplifiers, bandgaps, and linear regulators.
- Manage and take ownership of layout activities to meet committed schedules.
- Integrate die-level digital, analog, PowerFET, ESD, I/O, and PAD components, including die-to-bump connectivity and package substrate interactions.
- Mentor new college graduates.
What you'll need
- Bachelor's or Master's degree in Electrical Engineering.
- 7+ years of experience in Analog Layout Design and associated flows for DRC, LVS, and Packaging.
- Deep knowledge of floor planning, analog layout matching techniques, and designing for EM and reliability.
- Expertise in required CAD tools (Virtuoso XL / Calibre DRC, LVS & PEX / PVS / EM/ IR/ R3D).
Nice to have
- Solid understanding of IC Layout design (preferably BCD nodes) and package/substrate design (Flip chip, BGA, wire bond).
- SKILL coding and proficiency in scripting languages such as Python, Perl, or TCL.
Skills: Analog layout design, floorplan, DRC, LVS, PEX, EM and reliability, Virtuoso XL
This role has been open 19 days — below the 25-day median for Analog IC Design roles.
Analog IC Design · Analog Layout
|
Open roles in category
46
|
Median days open
25 d
|
Median salary
—
|
See the full market breakdown ▾Category comparison, skills in demand, and who else is hiring
| Metric | Renesas Electronics | All employers we track in this specialty (46 roles · 21 employers) |
|---|---|---|
| Open roles in this specialty | 4 | 46 |
| Open roles in the wider Analog & Mixed-Signal family | 80 | 1393 · 107 employers |
| Median days open | 7 d | 25 d (−18 d vs this employer) |
| Median salary (USD postings) | — | — |
Skills observed across this category: Analog layout design, floorplan, DRC, LVS, PEX, EM and reliability, Virtuoso XL
Who's hiring in this category
- Celero · 8 open roles · median 31 d
- Analog Devices · 6 open roles · median 11 d
- Broadcom · 3 open roles · median 7 d
- Marvell Technology · 3 open roles · median 24 d
- onsemi · 3 open roles · median 34 d
- QORVO · 3 open roles · median 32 d
How we counted: 46 open Analog IC Design (Analog Layout) roles from 21 employers tracked in the SemiconductorJobs index, counted 29 Sept 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there — it is counted in the wider Analog & Mixed-Signal family row. Figures refresh nightly.