Skip to main content
Cadence Design Systems

Software Engineer II

Cadence Design Systems SAN JOSE, United States Internship 1 day ago
Physical Design & EDA

$105,000 - $195,000 USD yearly

Develop power routing algorithms and software for the Innovus digital implementation platform in C/C++.

Originally posted 5 November 2026 by the employer.

About the role

Cadence Design Systems is looking for a Software Engineer II to join the Innovus R&D team developing power routing technologies for digital physical design. This role focuses on power/ground routing, power network planning and creation, and power delivery optimization within the Innovus platform.

What you'll do

  • Design and implement algorithms for advanced power routing and power optimization.
  • Develop high-performance and scalable software using C/C++ on Linux/UNIX platforms.
  • Debug, troubleshoot, and enhance existing features within the Innovus platform.
  • Analyze performance bottlenecks and improve quality of results, runtime, and robustness.
  • Collaborate with cross-functional teams to define requirements, validate solutions, and deliver production-quality features.

What you'll need

  • MS in Computer Science, Electrical Engineering, Computer Engineering, or a related field.
  • Strong programming skills in C/C++.
  • Strong foundation in algorithms, data structures, and problem-solving.
  • Understanding of software development and debugging in Linux/UNIX environments.
  • Strong analytical and debugging skills.

Nice to have

  • Coursework, research, internship, or project experience in VLSI CAD, physical design, algorithms, computational geometry, or optimization.
  • Basic knowledge of digital IC design or physical design concepts.
  • Experience with algorithm development or large-scale software development.
  • Familiarity with scripting languages such as Tcl, Python, or Perl.
  • Exposure to EDA tools or place-and-route flows.

Skills: Innovus, C++, power routing, algorithms, physical design

More semiconductor jobs: Cadence Design Systems jobs · EDA tools engineer jobs

Market context

This role has been open 0 days — well below the 66-day median for EDA/CAD Engineering roles.

EDA/CAD Engineering · EDA Tools

Open roles in category
723
Median days open
66 d
Category median salary (all employers)
$187k
See the full market breakdown ▾Category comparison, skills in demand, and who else is hiring
How Cadence Design Systems compares in EDA/CAD Engineering hiring
Metric Cadence Design Systems All employers we track in this specialty (723 roles · 78 employers)
Open roles in this specialty 160 723
Open roles in the wider Physical Implementation family 194 1603 · 117 employers
Median days open 160 d 66 d (+94 d vs this employer)
Median salary (USD postings) — $187k

Skills observed across this category: Innovus, C++, power routing, algorithms, physical design

Who's hiring in this category

  • Cadence Design Systems (this employer) · 158 open roles · median 161 d
  • Synopsys · 59 open roles · median 54 d
  • Micron Technology · 48 open roles · median 42 d
  • NVIDIA · 41 open roles · median 100 d
  • Renesas Electronics · 38 open roles · median 13 d
  • Qualcomm · 34 open roles · median 86 d

How we counted: 723 open EDA/CAD Engineering (EDA Tools) roles from 78 employers tracked in the SemiconductorJobs index, counted 5 Nov 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there — it is counted in the wider Physical Implementation family row. Figures refresh nightly.

Apply now
SAN JOSE, United States
On-site
Internship
$105,000 - $195,000 USD yearly
1 day ago

Share this job