Skip to main content
Keysight Technologies

Semiconductor Process Development Engineering Intern - US-CA-Santa Rosa-Bldg 2, United States

Keysight Technologies US-CA-Santa Rosa-Bldg 2, United States Internship 1 month ago
Process & Device Engineering

$43 - $56 USD yearly

Originally posted 17 September 2026 by the employer.

Process development focusing on metal plating, dielectric CMP, lithography, and ILD dry etching for compound semiconductor ICs.

About the role

As an intern, you will apply knowledge and skills acquired from coursework and research to support architecture and heterogeneous integration for compound semiconductor ICs. Process development efforts will focus on metal plating, dielectric CMP, lithography, and ILD dry etching.

What you'll do

- Support process development efforts focusing on metal plating, metal and dielectric CMP, lithography, and ILD dry etching. - Apply statistical design of experiments to analyze process details, improve process performance, and troubleshoot technical issues. - Advance development tasks in support of product development schedules and high-volume manufacturing expectations. - Present complex technical problems and process findings across engineering teams.

What you'll need

- Currently pursuing an MS or PhD in Materials Science, Electrical Engineering, Physics, Chemistry, Chemical Engineering, or a related semiconductor fabrication field. - Experience with microelectronics processes. - Experience with statistical design of experiments to analyze and optimize process details. - Active enrollment in an accredited college or university as of September 2027 (or transitioning into an MS/PhD program).

Nice to have

- Direct experience with silicon semiconductor processing. - Hands-on laboratory experience in semiconductor wet processes, including solvent strip, wet etch, electroplating, or related chemical processing. - Experience with analytical or metrology tools such as SEM, profilometry, or XRF.

Skills: compound semiconductor ICs, metal plating, dielectric CMP, lithography, ILD dry etching

Market context

This role has been open 39 days — well below the 70-day median for Process Engineering roles.

Process Engineering · Semiconductor Process

Open roles in category
1066
Median days open
70 d
Median salary
$137k
See the full market breakdown ▾Category comparison, skills in demand, and who else is hiring
How Keysight Technologies compares in Process Engineering hiring
Metric Keysight Technologies All employers we track in this specialty (1066 roles · 56 employers)
Open roles in this specialty 7 1066
Open roles in the wider Process, Fab & Equipment family 122 10147 · 107 employers
Median days open 33 d 70 d (−37 d vs this employer)
Median salary (USD postings) — $137k

Skills observed across this category: compound semiconductor ICs, metal plating, dielectric CMP, lithography, ILD dry etching

Who's hiring in this category

  • Micron Technology · 333 open roles · median 131 d
  • GlobalFoundries · 88 open roles · median 90 d
  • Applied Materials · 81 open roles · median 69 d
  • Texas Instruments · 58 open roles · median 56 d
  • STMicroelectronics · 50 open roles · median 49 d
  • Entegris · 44 open roles · median 42 d

How we counted: 1066 open Process Engineering (Semiconductor Process) roles from 56 employers tracked in the SemiconductorJobs index, counted 27 Oct 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there — it is counted in the wider Process, Fab & Equipment family row. Figures refresh nightly.

Apply now
US-CA-Santa Rosa-Bldg 2, United States
On-site
Internship
$43 - $56 USD yearly
1 month ago

Share this job