Skip to main content
Ayar Labs

Product Line Manager, Optical I/O Chiplets

Ayar Labs San Jose, CA, United States Full-time 6 hours ago
Digital Design & SoC Architecture AI/ML Hardware

$170,000 - $223,000 USD yearly

Own commercial and technical productization for the TeraPHY™ optical I/O chiplet product line.

About the role

You will own the commercial and technical productization of the TeraPHY™ optical I/O chiplet product line from definition through tapeout, bring-up, qualification, and high-volume manufacturing.

What you'll do

  • Own the product strategy and roadmap for the TeraPHY™ optical chiplet family by authoring comprehensive PRDs for engineering and manufacturing execution.
  • Drive the chiplet through the full product lifecycle, including definition, tapeout, silicon bring-up, reliability qualification, test/yield ramp, and high-volume manufacturing.
  • Steer the product through internal PLC gate processes alongside Engineering, Quality, Operations, and foundry/OSAT partners.
  • Track AI clusters, networking switch fabrics, and disaggregated memory to shape the I/O chiplet roadmap with target customers.
  • Develop technical marketing collateral including white papers, datasheets, and application notes for customers and partners.
  • Serve as the primary interface for Tier 1 Cloud Service Providers (CSPs), xPU architects, and networking OEMs on chiplet integration and co-packaging.

What you'll need

  • BS in Electrical Engineering or equivalent.
  • 5+ years in product management or technical product roles for advanced-node silicon such as chiplets, I/O die, SoCs, networking ASICs, SerDes, or memory interfaces.
  • Demonstrated productization ownership of a complex chip from definition through high-volume production, including foundry/OSAT engagement, reliability qualification, and test/yield ramp.
  • Technical grounding in advanced packaging (2.5D/3D, chiplet integration), UCIe or comparable die-to-die interconnect, and high-speed SerDes/signaling.

Nice to have

  • MS in Electrical Engineering or equivalent, or an MBA.
  • Experience with Silicon Photonics, optical communications, networking, or optics.

More semiconductor jobs: Hardware design jobs · San Jose jobs

Market context

This role has been open 115 days — well above the 46-day median for Hardware Systems Engineering roles.

Hardware Systems Engineering · AI ML Hardware

Open roles in category
1126
Median days open
46 d
Category median salary (all employers)
$150k
See the full market breakdown ▾Category comparison, and who else is hiring
How Ayar Labs compares in Hardware Systems Engineering hiring
Metric Ayar Labs All employers we track in this specialty (1126 roles · 109 employers)
Open roles in this specialty 12 1126
Open roles in the wider Software, Firmware & Systems family 24 6531 · 156 employers
Median days open 51 d 46 d (+5 d vs this employer)
Median salary (USD postings) — $150k

Who's hiring in this category

  • Intel Corporation · 88 open roles · median 33 d
  • KLA Corporation · 66 open roles · median 59 d
  • Applied Materials · 60 open roles · median 40 d
  • ASML · 59 open roles · median 17 d
  • NVIDIA · 58 open roles · median 74 d
  • Teradyne · 58 open roles · median 51 d

How we counted: 1126 open Hardware Systems Engineering (AI ML Hardware) roles from 109 employers tracked in the SemiconductorJobs index, counted 8 Nov 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there — it is counted in the wider Software, Firmware & Systems family row. Figures refresh nightly.

Ayar Labs

Ayar Labs

Apply now
San Jose, CA, United States
On-site
Full-time
$170,000 - $223,000 USD yearly
6 hours ago

Share this job