Skip to main content
Cadence Design Systems

Principal Design Engineer - Bangalore, India

Cadence Design Systems BANGALORE, India 5 months ago
Analog & Mixed-Signal Design

Originally posted 12 May 2026 by the employer — open 121 days. Relisted by the employer on 13 May 2026.

About the role

This role is for a Principal AMS Design Engineer responsible for the design and development of high-speed analog and mixed-signal circuits for HBM PHY products.

What you'll do

  • Design and develop high-speed analog and mixed-signal circuits.
  • Lead analog and layout design reviews.
  • Collaborate with cross-functional teams including digital, layout, packaging, and SI/PI.
  • Take ownership of project execution across development phases.
  • Drive new micro-architecture innovations to meet performance, power, and area targets for HBM PHY designs.

What you'll need

  • Experience in detailed circuit design based on system and micro-architecture requirements.
  • Expertise in high-speed analog and mixed-signal circuits for HBM PHY products.
  • Ability to collaborate with digital, layout, packaging, and SI/PI teams.
  • Experience in project execution across development phases.

Skills: SERDES, D2D, CMOS, jitter, signal equalization, FinFET

Market context

This role has been open 169 days — well above the 91-day median for High-Speed IO/SerDes Design roles.

High-Speed IO/SerDes Design · Serdes Highspeed

Open roles in category
217
Median days open
91 d
Median salary
$185k
See the full market breakdown ▾Category comparison, skills in demand, and who else is hiring
How Cadence Design Systems compares in High-Speed IO/SerDes Design hiring
Metric Cadence Design Systems All employers we track in this specialty (217 roles · 44 employers)
Open roles in category 19 217
Median days open 153 d 91 d (+62 d vs this employer)
Median salary (USD postings) — $185k

Skills observed across this category: SERDES, D2D, CMOS, jitter, signal equalization, FinFET

Who's hiring in this category

  • AMD · 24 open roles · median 61 d
  • Cadence Design Systems (this employer) · 19 open roles · median 153 d
  • Qualcomm · 17 open roles · median 74 d
  • Synopsys · 16 open roles · median 53 d
  • Broadcom · 11 open roles · median 142 d
  • NVIDIA · 10 open roles · median 95 d

How we counted: 217 open High-Speed IO/SerDes Design (Serdes Highspeed) roles from 44 employers tracked in the SemiconductorJobs index, counted 10 Sept 2026. Figures refresh nightly.

Apply now
BANGALORE, India
On-site
5 months ago

Share this job