Skip to main content
SambaNova

Post-Silicon Validation Engineer, New Grad - San Jose, California, United States

SambaNova San Jose, California, United States Internship 1 day ago
Verification, Validation & Test

$120,000 USD yearly

Originally posted 27 October 2026 by the employer.

About the role

As a new grad Post-Silicon Validation Engineer, you will test new RDU silicon in the lab across interfaces like PCIe, Ethernet, and HBM. You will run characterization and stress tests, write Python scripts to automate testing and analyze results, and collaborate with design, firmware, and system teams.

What you'll do

- Run functional, characterization, stress, and performance tests on high-speed IO and memory subsystems - Write scripts to automate validation, debug, and data analysis - Help debug issues across silicon, board, and software with design, firmware, and system teams - Use lab equipment such as oscilloscopes and protocol analyzers to diagnose failures - Support bring-up of new silicon and systems - Feed findings back to pre-silicon verification to improve coverage

What you'll need

- B.S. in Electrical Engineering, Computer Engineering, or related field - Coursework or project experience in digital design, computer architecture, or high-speed interfaces - Scripting experience in Python or bash - Strong analytical and data analysis skills

Nice to have

- M.S. in Electrical Engineering, Computer Engineering, or related field - Familiarity with PCIe, Ethernet, HBM, CXL, or UCIe - Hands-on lab experience with oscilloscopes, protocol analyzers, or BERTs - Familiarity with SerDes concepts - Ability to read and debug C/C++ - Internship experience in validation, bring-up, or hardware test

Market context

This role has been open 0 days — well below the 76-day median for Post-Silicon Validation roles.

Post-Silicon Validation · Design Verification

Open roles in category
114
Median days open
76 d
Median salary
$185k
See the full market breakdown ▾Category comparison, and who else is hiring
How SambaNova compares in Post-Silicon Validation hiring
Metric SambaNova All employers we track in this specialty (114 roles · 31 employers)
Open roles in this specialty 2 114
Open roles in the wider Silicon Validation & Test family 5 2253 · 112 employers
Median days open 35 d 76 d (−41 d vs this employer)
Median salary (USD postings) — $185k

Who's hiring in this category

  • Qualcomm · 19 open roles · median 43 d
  • AMD · 16 open roles · median 76 d
  • NVIDIA · 12 open roles · median 79 d
  • Graphcore · 10 open roles · median 133 d
  • Altera · 5 open roles · median 69 d
  • Micron Technology · 5 open roles · median 223 d

How we counted: 114 open Post-Silicon Validation (Design Verification) roles from 31 employers tracked in the SemiconductorJobs index, counted 28 Oct 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there — it is counted in the wider Silicon Validation & Test family row. Figures refresh nightly.

Apply now
San Jose, California, United States
On-site
Internship
$120,000 USD yearly
1 day ago

Share this job