Skip to main content
Ricursive Intelligence

LLM Modeling and Scaling Researcher - Palo Alto, United States

Ricursive Intelligence Palo Alto, United States Full-time 9 months ago
Physical Design & EDA

Originally posted 19 January 2026 by the employer.

About the role

Ricursive Intelligence is hiring an LLM Modeling and Scaling Researcher to conduct AI research on challenges related to LLM modeling, training, data, and evaluation. Researchers design and run experiments at scale and build and deploy models in production for chip design applications.

What you'll do

- Conduct novel AI research addressing challenges across LLM modeling, training, data, and evaluation. - Design and execute machine learning experiments at scale. - Build and deploy production models to support automated chip design systems.

What you'll need

- Experience conducting research in LLM modeling, training, evaluation, or data pipelines. - Hands-on experience designing and running large-scale machine learning experiments. - Demonstrated ability to build and deploy models into production environments.

Skills: LLM modeling, scaling research, AI research, training, evaluation

Market context

This role has been open 1 day — well below the 33-day median for EDA/CAD Engineering roles.

EDA/CAD Engineering · AI EDA Design

Open roles in category
72
Median days open
33 d
Median salary
$209k
See the full market breakdown ▾Category comparison, skills in demand, and who else is hiring
How Ricursive Intelligence compares in EDA/CAD Engineering hiring
Metric Ricursive Intelligence All employers we track in this specialty (72 roles · 25 employers)
Open roles in this specialty 3 72
Open roles in the wider Physical Implementation family 4 1530 · 112 employers
Median days open 1 d 33 d (−32 d vs this employer)
Median salary (USD postings) — $209k

Skills observed across this category: LLM modeling, scaling research, AI research, training, evaluation

Who's hiring in this category

  • NXP Semiconductors · 12 open roles · median 75 d
  • NVIDIA · 8 open roles · median 33 d
  • Keysight Technologies · 7 open roles · median 27 d
  • Synopsys · 6 open roles · median 10 d
  • Cadence Design Systems · 5 open roles · median 80 d
  • Qualcomm · 4 open roles · median 27 d

How we counted: 72 open EDA/CAD Engineering (AI EDA Design) roles from 25 employers tracked in the SemiconductorJobs index, counted 27 Oct 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there — it is counted in the wider Physical Implementation family row. Figures refresh nightly.

Apply now
Palo Alto, United States
On-site
Full-time
9 months ago

Share this job