Skip to main content
NXP Semiconductors

Stage Ingénieur : Validation Labo PMIC (F/H) - Toulouse, France

NXP Semiconductors Toulouse, France Internship 1 month ago
Verification, Validation & Test

Originally posted 23 September 2026 by the employer.

About the role

This internship involves the manual and automated characterization of analog and mixed-signal Power Management ICs (PMIC) within the Advanced Power Systems (APS) team.

What you'll do

  • Develop hardware tools for Silicon validation, manual and automated.
  • Program optimized software for manual and automated testing with Python.
  • Perform IC parametric and functional bench-level measurements.
  • Apply AI tools to optimize throughput and result analysis.
  • Coordinate with a cross-functional team.
  • Drive improvements for validation accuracy, coverage, traceability, and delivery.

What you'll need

  • Master's degree / last year of engineering school in Electronics or Electrical Engineering / Microelectronics.
  • Proficient in analog, digital, and power circuit fundamentals.
  • Excellent technical skills with Lab bench testing.
  • Programming skills in Python.
  • Good level of English.
Market context

This role has been open 34 days — below the 39-day median for Silicon Test Engineering roles.

Silicon Test Engineering · DFT Test

Open roles in category
562
Median days open
39 d
Median salary
$176k
See the full market breakdown ▾Category comparison, and who else is hiring
How NXP Semiconductors compares in Silicon Test Engineering hiring
Metric NXP Semiconductors All employers we track in this specialty (562 roles · 78 employers)
Open roles in this specialty 11 562
Open roles in the wider Silicon Validation & Test family 53 2233 · 112 employers
Median days open 34 d 39 d (−5 d vs this employer)
Median salary (USD postings) — $176k

Who's hiring in this category

  • Teradyne · 75 open roles · median 31 d
  • Infineon Technologies · 45 open roles · median 40 d
  • Renesas Electronics · 44 open roles · median 29 d
  • Qualcomm · 31 open roles · median 39 d
  • Micron Technology · 28 open roles · median 43 d
  • Texas Instruments · 28 open roles · median 34 d

How we counted: 562 open Silicon Test Engineering (DFT Test) roles from 78 employers tracked in the SemiconductorJobs index, counted 27 Oct 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there — it is counted in the wider Silicon Validation & Test family row. Figures refresh nightly.

Apply now
Toulouse, France
On-site
Internship
1 month ago

Share this job