Skip to main content
Ahead Computing

Senior CPU Microarchitecture & Logic Design Engineer, Fetch and Decode

Ahead Computing Portland, Oregon, USA | Austin, Texas, United States 2 hours ago
Digital Design & SoC Architecture

About the role

As a Senior CPU Microarchitecture & Logic Design Engineer, Fetch and Decode, you will design and implement high-performance CPU subsystems with a focus on optimal power, performance, and area (PPA).

What you'll do

- Design and implement high-performance CPU subsystems. - Target optimal power, performance, and area (PPA) across CPU logic blocks. - Refine microarchitecture in collaboration with cross-functional teams. - Develop solutions and validate CPU designs alongside verification and architecture partners.

What you'll need

- Experience in CPU microarchitecture definition and logic design. - Direct experience designing high-performance CPU subsystems, specifically targeting fetch and decode units. - Track record of achieving target power, performance, and area (PPA) metrics. - Experience collaborating across teams to validate and refine CPU implementations.

Skills: CPU Microarchitecture, Logic Design, PPA optimization, RTL design

Market context

This role has been open 196 days — well above the 66-day median for Digital/RTL Design roles.

Digital/RTL Design · RTL Design

Open roles in category
1081
Median days open
66 d
Median salary
$185k
See the full market breakdown ▾Category comparison, skills in demand, and who else is hiring
How Ahead Computing compares in Digital/RTL Design hiring
Metric Ahead Computing All employers we track in this specialty (1081 roles · 104 employers)
Open roles in this specialty 3 1081
Open roles in the wider Digital Design & Verification family 13 3359 · 116 employers
Median days open 196 d 66 d (+130 d vs this employer)
Median salary (USD postings) — $185k

Skills observed across this category: CPU Microarchitecture, Logic Design, PPA optimization, RTL design

Who's hiring in this category

  • Qualcomm · 158 open roles · median 63 d
  • Synopsys · 86 open roles · median 40 d
  • AMD · 77 open roles · median 45 d
  • Analog Devices · 49 open roles · median 56 d
  • NXP Semiconductors · 44 open roles · median 100 d
  • NVIDIA · 37 open roles · median 52 d

How we counted: 1081 open Digital/RTL Design (RTL Design) roles from 104 employers tracked in the SemiconductorJobs index, counted 27 Oct 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there — it is counted in the wider Digital Design & Verification family row. Figures refresh nightly.

Ahead Computing

Ahead Computing

Apply now
Portland, Oregon, USA | Austin, Texas, United States
On-site
2 hours ago

Share this job