Skip to main content
SiMa.ai

Principal Engineer, MLSoC - Emulation (AI2564)

SiMa.ai San Jose, California, United States Full-time 11 days ago
Verification, Validation & Test

$203,800 - $315,900 USD yearly

Bring up the MLSoC design and external interfaces like PCIe and Ethernet across Zebu, Palladium, and Veloce emulation platforms.

Originally posted 26 October 2026 by the employer.

About the role

As an Emulation Engineer, you will be responsible for bringing up the MLSoC design on emulation platforms such as Zebu, Palladium, or Veloce. You will set up the emulation environment, compile the design, configure the runtime environment, and execute bring-up while working directly with Architecture, RTL design, verification, and software teams.

What you'll do

  • Set up the emulation environment, including porting SoC and IP RTL to the emulation platform.
  • Implement emulation environments using transactors or BFMs and build emulation sanity tests.
  • Enhance and maintain existing compile scripts and bring up external interfaces including PCIe and Ethernet on emulation platforms.
  • Develop emulation test case scenarios, execute software test cases on the emulator, and enable debug options.
  • Root cause and resolve design failures with internal teams, and coordinate with emulator vendors to resolve tool issues and enable new features.
  • Enable and support the software team's usage of the emulator environment.

What you'll need

  • MS in Computer Science or Electrical Engineering with 12+ years of experience in hardware emulation.
  • Experience with emulator flow and methodology, with proficiency on Synopsys Zebu.
  • Working experience in Verilog and SystemVerilog.
  • Experience in C/C++, TCL, Python, and Perl coding.
  • Debug, coding, and problem-solving skills across emulation environments.

Nice to have

  • Knowledge of PPA.

Skills: Emulation, Zebu, SystemVerilog, RTL, PCIe, Transactors

More semiconductor jobs: Verification engineer jobs · San Jose jobs

Market context

This role has been open 0 days — well below the 57-day median for Design Verification roles.

Design Verification · Design Verification

Open roles in category
1317
Median days open
57 d
Category median salary (all employers)
$184k
See the full market breakdown ▾Category comparison, skills in demand, and who else is hiring
How SiMa.ai compares in Design Verification hiring
Metric SiMa.ai All employers we track in this specialty (1317 roles · 99 employers)
Open roles in this specialty 4 1317
Open roles in the wider Digital Design & Verification family 12 3502 · 120 employers
Median days open 117 d 57 d (+60 d vs this employer)
Median salary (USD postings) — $184k

Skills observed across this category: Emulation, Zebu, SystemVerilog, RTL, PCIe, Transactors

Who's hiring in this category

  • Qualcomm · 117 open roles · median 49 d
  • NVIDIA · 104 open roles · median 71 d
  • Apple · 99 open roles · median 9 d
  • AMD · 83 open roles · median 65 d
  • Synopsys · 73 open roles · median 50 d
  • SiFive · 58 open roles · median 63 d

How we counted: 1317 open Design Verification (Design Verification) roles from 99 employers tracked in the SemiconductorJobs index, counted 5 Nov 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there — it is counted in the wider Digital Design & Verification family row. Figures refresh nightly.

Apply now
San Jose, California, United States
On-site
Full-time
$203,800 - $315,900 USD yearly
11 days ago

Share this job