Sr. Staff SoC Power & Performance Architect - Austin, Texas, United States
Originally posted 21 August 2026 by the employer.
Ambiq is powering the AI edge revolution with sub- and near-threshold technology.
About the role
This role involves shaping the architecture behind power-efficient SoCs by driving power and performance analysis, budgeting, modeling, and debug from early architecture through silicon correlation.
What you'll do
- Execute power and performance analysis across pre-silicon modeling, RTL power analysis, power-aware simulation, and post-silicon correlation.
- Build and maintain SoC, subsystem, and use-case-level power budgets.
- Drive variance analysis against power and performance targets, surfacing risks early.
- Lead architectural debug of power anomalies in simulation, emulation, or silicon.
- Develop and automate power modeling infrastructure, reporting flows, regression dashboards, and analysis tooling using Python and/or TCL.
- Contribute architecture and microarchitecture specifications for power management, clocking/reset, fabric, flow sequencing, software/hardware interaction, and power models.
What you'll need
- BS in Electrical Engineering, Computer Engineering, Computer Science, or related field.
- 7+ years of architecture experience in low-power SoC, embedded SoC, semiconductor, MCU, processor, or related silicon environments.
- Hands-on ownership of power and/or performance analysis, budgeting, and debug.
- Experience with Cadence Genus or equivalent industry power analysis tooling (Cadence Joules, Synopsys PrimePower, Siemens PowerPro).
- Experience with power-aware simulation flows.
- Strong Python and/or TCL scripting for modeling, automation, reporting, and analysis.
Nice to have
- MS or PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field.
- 10+ years of semiconductor or embedded SoC industry experience.
- UPF / IEEE 1801 authoring or review experience.
- Clocking/reset architecture experience.
- Arm Cortex-M architecture experience.
- Experience with Arm Cortex-A, RISC-V, DSP, or heterogeneous multicore architectures.
Skills: SoC Power & Performance Architect, energy efficiency, sub- and near-threshold technology, AI edge revolution
This role has been open 55 days — well below the 80-day median for SoC/Chip Architecture roles.
SoC/Chip Architecture · SOC Architecture
|
Open roles in category
468
|
Median days open
80 d
|
Median salary
$236k
|
See the full market breakdown ▾Category comparison, skills in demand, and who else is hiring
| Metric | Ambiq Micro | All employers we track in this specialty (468 roles · 65 employers) |
|---|---|---|
| Open roles in this specialty | 4 | 468 |
| Open roles in the wider Digital Design & Verification family | 14 | 3183 · 115 employers |
| Median days open | 67 d | 80 d (−13 d vs this employer) |
| Median salary (USD postings) | — | $236k |
Skills observed across this category: SoC Power & Performance Architect, energy efficiency, sub- and near-threshold technology, AI edge revolution
Who's hiring in this category
- Qualcomm · 71 open roles · median 86 d
- NVIDIA · 56 open roles · median 69 d
- Apple · 36 open roles · median 10 d
- AMD · 35 open roles · median 65 d
- Arm Holdings · 27 open roles · median 113 d
- NXP Semiconductors · 21 open roles · median 115 d
How we counted: 468 open SoC/Chip Architecture (SOC Architecture) roles from 65 employers tracked in the SemiconductorJobs index, counted 16 Oct 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there — it is counted in the wider Digital Design & Verification family row. Figures refresh nightly.
Similar Jobs
Security Engineer SoC, Devices and Services Security - Seattle, Washington, United States
Amazon · Seattle, Washington, United States
Module Engineering Technician - Metal Insulator (Night Shift 2) - Hopewell Junction, NY, United States
onsemi · Hopewell Junction, NY, United States