Skip to main content
onsemi

Sr Principal ASIC / RTL Design Engineer

onsemi Brno, South Moravia, Czech Republic, Czechia Full-time 4 months ago
Digital Design & SoC Architecture

Originally posted 20 July 2026 by the employer.

About the role

This role is for a Senior Principal ASIC / RTL Design Engineer focusing on the development, integration, and verification of memory subsystems in SoC platforms.

What you'll do

  • Own and drive the integration of memory IPs into digital subsystems and SoC platforms.
  • Collaborate with memory IP teams to understand interface requirements, timing constraints, and test features.
  • Perform RTL design, lint, CDC, and synthesis for digital logic blocks interacting with embedded memories.
  • Define and execute design verification plans in coordination with the verification team.
  • Interface with physical design and validation teams to ensure successful implementation and bring-up.
  • Support post-silicon debug for memory interface-related issues.

What you'll need

  • 5 years of experience in digital ASIC design, with a focus on memory IP integration.
  • Strong RTL design skills in Verilog/SystemVerilog.
  • Proficient in EDA tools for synthesis, lint, and static timing analysis.
  • Bachelor’s or Master’s degree in Electrical Engineering or related field.

More semiconductor jobs: onsemi jobs · RTL design jobs

Market context

First seen in our index 116 days ago, well above the 67-day median for Digital/RTL Design roles.

Digital/RTL Design · RTL Design

Open roles in category
1058
Median days since first seen
67 d
Category median salary (all employers)
$188k
See the full market breakdown ▾Category comparison, and who else is hiring
How onsemi compares in Digital/RTL Design hiring
Metric onsemi All employers we track in this specialty (1058 roles · 105 employers)
Open roles in this specialty 28 1058
Open roles in the wider Digital Design & Verification family 53 3606 · 122 employers
Median days since first seen 133 d 67 d (−66 d vs this employer)
Median salary (USD postings) n/a $188k

Who's hiring in this category

  • Qualcomm · 144 open roles · median 78 d
  • AMD · 88 open roles · median 58 d
  • Synopsys · 86 open roles · median 54 d
  • NVIDIA · 48 open roles · median 69 d
  • NXP Semiconductors · 44 open roles · median 108 d
  • Intel Corporation · 36 open roles · median 32 d

How we counted: 1058 open Digital/RTL Design (RTL Design) roles from 105 employers tracked in the SemiconductorJobs index, counted 13 Nov 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there, and is counted in the wider Digital Design & Verification family row. Days are counted from when our index first saw each posting, not from the employer's original posting date.

Apply now
Brno, South Moravia, Czech Republic, Czechia
On-site
Full-time
4 months ago

Share this job