Skip to main content
Broadcom

R&D Engineer Physical Design

Broadcom USA-CA San Jose Innovation Drive, United States Full-time 1 day ago
Physical Design & EDA

$143,800 - $230,000 USD yearly

Originally posted November 13, 2026 by the employer.

About the role

Broadcom is seeking an experienced ASIC Implementation Engineer to drive physical design execution on high-complexity system-on-chip (SoC) architectures across advanced FinFET process nodes (e.g., 5nm, 3nm, 2nm). You will lead implementation disciplines from floorplanning through to clocking, power integrity, and final timing signoff.

What you'll do

  • Drive block- and top-level implementation flows, including floorplanning, placement, clock tree synthesis (CTS), routing, and post-route optimization.
  • Perform static timing analysis (STA), crosstalk analysis, and signal integrity signoff across all PVT corners and operating modes.
  • Execute DRC, LVS, antenna, and ERC checks, resolving complex multi-patterning and design-rule violations.
  • Leverage and benchmark industry-standard EDA tool suites (Synopsys, Cadence, Siemens) to enhance flow automation, runtime efficiency, and PPA metrics.
  • Partner with architecture, RTL, CAD, package engineering, customers, and foundry interface teams to resolve implementation bottlenecks.

What you'll need

  • BS degree in Electrical Engineering with 13+ years of related experience, or MS in Electrical Engineering with 10+ years of related work experience.
  • Experience with full-flow physical implementation including floorplanning, placement, CTS, routing, and post-route optimization.
  • Hands-on experience with static timing analysis (STA), crosstalk analysis, and signal integrity signoff.
  • Experience running physical verification checks including DRC, LVS, antenna, and ERC.
  • Direct experience utilizing EDA tool suites from Synopsys, Cadence, or Siemens.

Skills: floorplanning, CTS, placement, routing, STA, DRC/LVS

More semiconductor jobs: Broadcom jobs · Physical design jobs

Market context

First seen in our index 1 day ago, well below the 62-day median for Physical Design roles.

Physical Design · Physical Design

Open roles in category
753
Median days since first seen
62 d
Category median salary (all employers)
$187k
See the full market breakdown ▾Category comparison, skills in demand, and who else is hiring
How Broadcom compares in Physical Design hiring
Metric Broadcom All employers we track in this specialty (753 roles · 90 employers)
Open roles in this specialty 53 753
Open roles in the wider Physical Implementation family 58 1699 · 121 employers
Median days since first seen 24 d 62 d (+38 d vs this employer)
Median salary (USD postings) n/a $187k

Skills observed across this category: floorplanning, CTS, placement, routing, STA, DRC/LVS

Who's hiring in this category

  • Qualcomm · 119 open roles · median 66 d
  • AMD · 66 open roles · median 45 d
  • Broadcom (this employer) · 53 open roles · median 24 d
  • NVIDIA · 46 open roles · median 85 d
  • Synopsys · 44 open roles · median 43 d
  • Apple · 32 open roles · median 8 d

How we counted: 753 open Physical Design (Physical Design) roles from 90 employers tracked in the SemiconductorJobs index, counted 14 Nov 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there, and is counted in the wider Physical Implementation family row. Days are counted from when our index first saw each posting, not from the employer's original posting date.

Apply now
USA-CA San Jose Innovation Drive, United States
On-site
Full-time
$143,800 - $230,000 USD yearly
1 day ago

Share this job