Skip to main content
Marvell Technology

DSP System Engineering Intern - Pavia, Italy

Marvell Technology Pavia, Italy Internship 4 months ago
Analog & Mixed-Signal Design

Originally posted 5 June 2026 by the employer — open 97 days.

About the role

This role focuses on high speed serial data transmission (SerDes) through electrical and optical media.

What you'll do

  • Work on link budgeting, non-ideality modeling, and system simulation.
  • Analyze DSP challenges and opportunities.
  • Explore and compare different optimization directions.
  • Generate tradeoff curves of performance and cost.

What you'll need

  • Last year of master’s degree in electrical engineering or Master degree in Computer Science, Electrical Engineering, or related fields.
  • Familiarity with Digital Communication.
  • Knowledge about Digital Signal Processing (DSP).
  • Familiarity with simulation of communication systems.
  • Proficiency in English (both written and verbal).

Nice to have

  • Good understanding of analog and digital design.

Skills: SerDes, PHY design, DSP, digital communication, non-ideality modeling, system simulation

Market context

This role has been open 165 days — well above the 91-day median for High-Speed IO/SerDes Design roles.

High-Speed IO/SerDes Design · Serdes Highspeed

Open roles in category
217
Median days open
91 d
Median salary
$185k
See the full market breakdown ▾Category comparison, skills in demand, and who else is hiring
How Marvell Technology compares in High-Speed IO/SerDes Design hiring
Metric Marvell Technology All employers we track in this specialty (217 roles · 44 employers)
Open roles in category 5 217
Median days open 178 d 91 d (+87 d vs this employer)
Median salary (USD postings) — $185k

Skills observed across this category: SerDes, PHY design, DSP, digital communication, non-ideality modeling, system simulation

Who's hiring in this category

  • AMD · 24 open roles · median 61 d
  • Cadence Design Systems · 19 open roles · median 153 d
  • Qualcomm · 17 open roles · median 74 d
  • Synopsys · 16 open roles · median 53 d
  • Broadcom · 11 open roles · median 142 d
  • NVIDIA · 10 open roles · median 95 d

How we counted: 217 open High-Speed IO/SerDes Design (Serdes Highspeed) roles from 44 employers tracked in the SemiconductorJobs index, counted 10 Sept 2026. Figures refresh nightly.

Apply now
Pavia, Italy
On-site
Internship
4 months ago

Share this job