Skip to main content
Volantis Semiconductor

ASIC Design Engineer

Volantis Semiconductor Remote friendly (Hybrid Remote/SF Bay Area/Austin/Boston, United States) Full-time 3 months ago
Digital Design & SoC Architecture

Design and own blocks across XPU and memory chiplet dies for A-0 and A-1 wafer products.

Originally posted August 4, 2026 by the employer.

About the role

As an ASIC Design Engineer at Volantis Semiconductor, you will contribute to and own blocks in the development of A-0 and A-1 wafer products across the XPU, memory chiplet, and other dies on the wafer.

What you'll do

  • Own the ASIC design portion of one or more blocks for A-0 and A-1 wafer products.
  • Deliver design blocks across XPU, memory chiplet, and other dies on the wafer.
  • Apply technical levers across each level of the stack to drive PPA improvement.
  • Develop and execute methodology for fast design iterations.

What you'll need

  • Hands-on experience with multiple advanced node tapeouts.
  • Ownership of the ASIC design portion of at least one block across multiple advanced node tapeouts.
  • Understanding of PPA improvement and what levers exist for each level of the stack.
  • Ability to think creatively about methodology for fast design iterations.

Nice to have

  • Hands-on experience with ASIC design process for large die (ideally reticle max) chips.
  • Hands-on experience with ASIC design process for AI chips.
  • Hands-on experience with multi-die/multi-chiplet/MCM designs.

Skills: ASIC design, tapeout, PPA, advanced node, chiplet

More semiconductor jobs: RTL design jobs

Market context

First seen in our index 0 days ago, well below the 66-day median for Digital/RTL Design roles.

Digital/RTL Design · RTL Design

Open roles in category
1070
Median days since first seen
66 d
Category median salary (all employers)
$187k
See the full market breakdown ▾Category comparison, skills in demand, and who else is hiring
How Volantis Semiconductor compares in Digital/RTL Design hiring
Metric Volantis Semiconductor All employers we track in this specialty (1070 roles · 105 employers)
Open roles in this specialty 1 1070
Open roles in the wider Digital Design & Verification family 5 3709 · 130 employers
Median days since first seen 0 d 66 d (+66 d vs this employer)
Median salary (USD postings) n/a $187k

Skills observed across this category: ASIC design, tapeout, PPA, advanced node, chiplet

Who's hiring in this category

  • Qualcomm · 147 open roles · median 75 d
  • AMD · 92 open roles · median 58 d
  • Synopsys · 86 open roles · median 53 d
  • NVIDIA · 48 open roles · median 70 d
  • NXP Semiconductors · 43 open roles · median 108 d
  • Analog Devices · 36 open roles · median 63 d

How we counted: 1070 open Digital/RTL Design (RTL Design) roles from 105 employers tracked in the SemiconductorJobs index, counted 14 Nov 2026. Specialty figures count only roles carrying this exact specialty label, so an employer's related work in neighbouring specialties is not included there, and is counted in the wider Digital Design & Verification family row. Days are counted from when our index first saw each posting, not from the employer's original posting date.

Apply now
Hybrid Remote/SF Bay Area/Austin/Boston, United States
Hybrid
Full-time
3 months ago

Share this job