asic jobs - Santa Clara, CA
Subscribe to RSS Feed| Posted | Job Title | Company | Location |
|---|---|---|---|
| May 04 | Senior ASIC Validation Engineer | Confidential Client | Cupertino, CA |
|
tasked with doing exactly -- automating the ASIC validation infrastructure for this optical networking company using your fluency in Tcl/Tk, perl, C/C++, and other scripting... more |
|||
| May 04 | Senior ASIC Verification Engineer | Confidential Client | Cupertino, CA |
|
Senior ASIC verification Engineers needed for a Silicon Valley-based optical networking ... of the future design infrastructure. The ASIC self-tests you design will become part... more |
|||
|
Featured Job Postings from the Web
|
|||
| May 08 | Graphics ASIC Hardware Design Engineer | QUALCOMM | Santa Clara, CA |
|
Qualcomm CDMA Technologies, a.k.a. QCT - http://www.qualcomm.com.... more |
|||
| Apr 15 | SOC ASIC Designers | Fortune 500 | San Jose, CA |
|
Multiple ASIC Design/Verification positions Hi We have multiple ASIC Design/Verification ... of working experience. Requirement 3 MTS ASIC Design Verification Engineer... more |
|||
|
More Job Postings from the Web
|
|||
| May 23 | Technical Leader (FPGA / ASIC Design) | Cisco Systems | San Jose, CA |
|
Hardware Engineer (FPGA / ASIC Designer) In this role of Hardware Engineer you will be ... time product delivery Intimate knowledge of ASIC Design Process and solid Verilog RTL... more |
|||
| May 22 | Internship: ASIC FPGA | SanDisk | Milpitas, CA |
|
In this position, the individual will be introduced to a real-life hardware design environment. The intern will experience activities in the FPGA emulation of SOC designs,... more |
|||
| May 18 | Senior Staff Program Manager ASIC Network Switches | Broadcom | San Jose, CA |
|
- Specific knowledge and experience in ASIC development, Verification and Operations - Knowledge Network switches development and integration, including ASICs, SW and reference... more |
|||
| May 16 | ASIC Verification Engineer | Xilinx | San Jose, CA |
|
Work as an ASIC verification engineer building the next generation programmable SOCs.Typical candidate will work closely with senior engineers in solving modern verification... more |
|||
| May 15 | Engineer, Senior ASIC Design Verification | Marvell Technology Group | Santa Clara, CA |
|
The candidate will join the wireless verification team and be responsible for the thorough verification of our next generation wireless chips. He/she will be responsible for... more |
|||
| May 13 | ASIC Design Engineer, STA | Apple | Cupertino, CA |
|
position requires thorough knowledge of the ASIC design timing closure flow and ... background 1)At least 5+ years experience in ASIC timing constraints generation and timing... more |
|||
| May 11 | SENIOR SOC ASIC DESIGN ENGINEER | NVIDIA | Santa Clara, CA |
|
SENIOR SOC ASIC DESIGN ENGINEER #1461284 The NVIDIA System-On-Chip (SOC) group is looking for a top ASIC engineer with extensive experience in RTL design and verification. The... more |
|||
| May 09 | ASIC Backend Engineer | Beyondsoft | Santa Clara, CA |
|
include: - Knowledge of the modern SoC ASIC design metholology. - Knowledge of the advanced technology, 45nm and below. preferred, in the popular semiconductor technology vendor... more |
|||
| May 08 | Sr. ASIC Design Engineer | Synaptics | Santa Clara, CA |
|
* BS or MS in Electrical Engineering with 8 or more years of industry experience * Broad knowledge of digital systems and SoCs, especially in embedded environments * Design skills... more |
|||
| May 02 | Senior ASIC Design Engineer | AMD | Sunnyvale, CA |
|
IP selection and all aspects of ASIC implementation System level validation ... RTL development experience in a CPU/SOC and ASIC environment Must have a strong... more |
|||
| Apr 15 | Board/System ASIC DFT Design and Verification | Mindlance | Santa Clara, CA |
|
and P1687 technology. ? Be familiar with ASIC design flows, environments and tools. ... DFX IP deployment into ASICs. This includes ASIC RTL coding, synthesis, timing, DV... more |
|||
Jobs by 
